INTRODUCTION
With the increasing needs for electric power in future automobiles such as electric vehicles (EVs), hybrid EVs and Fuel-Cell EVs, supercapacitor (S.C.) based energy storage systems are required for charge/discharge assistance of the main battery array. For these applications, bi-directional DC-DC converters to transfer the electric energy between low voltage S.C. based energy storage system and the high voltage drive train including three phase inverter-motor system and the main batter, are required as shown in Fig.1 . Generally, electric power conversion with a high step-up/down ratio can be efficiently performed only in topologies with a high frequency transformer. For the low voltage and high current side, the synchronous rectifier has been widely adopted to reduce the rectification conduction losses [1] . In this paper, a high frequency transformer linked full-bridge/push-pull circuit based bidirectional DC-DC converter is proposed for automobile electric power system. The presented concept with charge and discharge operation between low voltage high current S.C. side and high voltage low current main battery side, is simulated and demonstrated by the experimental proto-type system. Furthermore, synchronous rectification (S.R.) is considered to reduce conduction losses and voltage/current surge caused by diode recovery characteristics as well as soft switching operation accomplished with lossless snubber capacitor.
II. PROPOSED CIRCUIT TOPOLOGY
A proposed circuit configuration of a bidirectional DC-DC converter is shown in Fig.2 . In this figure, V b and S.C. represent the main battery bank high voltage source and the supercapacitor. The high voltage power train system is replaced to resistance R1. The full-bridge circuit (S 1 /D 1 to D 4 /S 4 ) in high voltage side and the push-pull circuit (S 5 /D 5 and S 6 /D 6 ) in the low voltage side are connected with the high frequency transformer T. In case of the charge mode in S.C., full-bridge circuit operates as a high frequency inverter. On the contrary, push-pull circuit operates as a high frequency inverter in S.C. discharge mode. Cr 1 and Cr 2 are additional loss less capacitor for zero voltage switching (ZVS) commutation.
A. S.C. charge mode (PWM and phase shift PWM)
In this paper, two types of PWM scheme for S. 
As shown in Fig. 3 , gate signals of push-pull side (S5 and S6) for SR can be generated by detecting the secondary-side voltage of high frequency transformer T. Gate signal of S 5 is turned on at the turn off timing of S 2 (S 3 ), and turns off at the timing when the secondary-side transformer voltage V s reaches to E s . Here, E s is described as
The operating waveforms of phase shift PWM control scheme are shown in Fig.4 . As shown in this figure, The switches S 1 and S 2 , or S 3 and S 4 are driven complementary with the blanking dead time interval t d . This interval t d is needed to obtain the ZVS commutation of the switches S 1 and S 2 at the turn-on instant. The output current I sc of the proposed DC-DC converter is regulated by lagging the gate pulse of the switch S 4 (S 3 ) with respect to the gate pulse of the switch S 1 (S 2 ) and varying by this way an interval t on (t on =DT/2) as PS-PWM control with the constant switching frequency f=1/(T/2). 
B. S.C. discharge mode
The operation waveforms in S.C. discharge mode are shown in Fig.6 . The push-pull switches (S 5 and S 6 ) are operated with overlapping interval. S.C. discharge current I sc is controlled by overlapping interval. At this interval, I sc is stored to L DC , after that, stored current flows to the battery side. This means that discharging duty ratio D discharge should be larger than 0.5.
In discharge mode, full-bridge circuit acts as a full-bridge diode rectifier.
C. Circuit design
First of all, rate of the handling storage energy in S.C. is defined as 75% of the maximum capacity. This rate corresponds the minimum voltage of the S.C. is a half of the maximum voltage V C_max . And then, the turn ratio of high frequency transformer N T can be determined based upon eq.(5).
The supercapacitor cell used in this system is PSLF-1350, Power System Co., and the specification in four series of cells is described in 
III. PERFORMANCE ANALYSIS

A. Steady state experimental results with PWM control
To verify the steady state performances of the proposed bidirectional DC-DC converter, a small scale lab. model is built and tested. In the experimental set-up, trench-gated IGBT 2 in 1 modules (CM100DUS-12F: Mitsubishi electric Co. Ltd. ) are used for full-bridge stage. At the same time, two paralleled MOS-FETs (BUZ341: Infeneon Co. Ltd.) in each arm are applied for the push-pull stage. Figure 7 shows the operating waveforms in S.C. charge mode without S.R. and without lossless snubber capacitor for ZVS at full-bridge stage. The S.C. charge current I sc (= I L ) is well regulated by full-bridge side operation. As shown in these waveforms, recovery current surge at the rectifier diodes D 5 and D 6 cause measurable voltage spikes at S.C. voltage (V C ), however, these diode recovery characteristics oriented spikes can be easily reduced by synchronous rectification, as follows in the next chapter. Figure 8 illustrates the operating waveforms in S.C. discharge mode. Significant current surges are observed in the push-pull current waveforms. These surges are coursed by hard switching operation of MOS-FETs (S 5 and S 6 ). From the other experimental results in our research, these current surges are able to damp by adding the RCDi snubber to the MOS-FET in push-pull circuit. Figure 9 depicts the magnified current surge waveform of rectifying diode D 5 without S.R., observed in Fig.7 . This current surge is caused by the recovery characteristics of rectifying diodes in opposite side (D 6 ). These recoveryoriented surges can be effectively suppressed by S.R. shown in Fig.4 . Figure 8 represents the effectively suppressed current waveform with S.R.. In addition, S.R. is an effective approach to reduce the device conduction losses generated in rectifying devices at large current push-pull stage. The measured conduction losses in the MOS-FET rectifier are shown in Fig. 9 . From the measured results, it can be seen that the suppressed conduction loss in each rectifying arm at the push-pull stage reached to 9.8W at I SC =30A.
B. Current surge suppression with Synchronous rectification
C. Parasitic oscillation caused by lossless snubber capacitor and suppression technique
In case of S.C. charge mode, proposed DC-DC converter can achieve ZVS/ZCS turn on and ZVS turn off commutation by adding the loss less snubber capacitor Crx (x=1 or 2) in parallel with S 2 and S 4 as shown in Fig.2 . Crx are set to 4.7nF, the leakage inductance of the high frequency transformer T is 10uH.
However, parasitic oscillation in dead time periods appears to voltage waveforms in both S.C. charge/discharge mode as shown in Fig. 12 and Fig.13 . These oscillations are caused by Crx and the leakage inductance, because no current flows to S 2 and S 4 in these periods. They are able to be suppressed by introducing synchronous rectification in S.C. discharge mode and phase shift PWM in S.C. charge mode, as follows.
Figure14 shows the operating waveforms in S.C. charge mode (without S.R. in push-pull side) by introducing phase shift PWM control represented in Fig. 4 . As shown in these waveforms, oscillation appeared in case of PWM control can be perfectly suppressed by phase shift PWM control. As shown in these waveforms, recovery currents in the rectifier diode D 6 in push-pull stage caused measurable current spikes observed in S1 current (is1) waveform via high frequency transformer T. However, introducing S.R. in push-pull stage can easily reduce these rectifier-oriented current spikes as mentioned above. Furthermore, significant oscillations in S.C. discharge mode are observed in the full-bridge side S 1 voltage waveform as shown in Fig.13 . These oscillations can be suppressed by introducing S.R. in full-bridge side as well as push-pull side. Figure 15 shows suppressed experimental waveforms by introducing S.R. in full-bridge side.
In this case, circulating current is generated at marked area in Fig.15 . This circulating current flows S 1 to S 3 or S 2 to S 4 , and this means newly conduction loss is generated. Figure16 shows the measured conduction losses generated by circulating current in full-bridge side. As shown in this chart, percentage of conduction losses is 0.3% at the maximum. It is not too much to say that newly generated conduction losses are negligible small compared to the improved efficiency by introducing soft switching operation.
IV.
CONCLUSION
In this paper, a full-bridge/push-pull stage-based bidirectional DC-DC converter for automobile electric power systems and its control schemes are proposed. From the experimental point of view, the proposed system is able to perform adequate charge and discharge operation between low-voltage high-current push-pull stage and high-voltage low-current full-bridge stage. Furthermore, conduction losses and voltage/current surges at S.C. charge mode are drastically reduced by synchronous rectification in push-pull stage. The parasitic oscillation caused by loss less snubber capacitor introduced for soft switching commutation is drastically suppressed by phase shift PWM control and synchronous rectification in full-bridge stage.
In future, further investigations in both S.C. charge /discharge operations, such as total performance evaluation and power conversion efficiency analysis are required. 
